Amanote Research
Register
Sign In
A Compact FPGA Implementation of a Bit-Serial SIMD Cellular Processor Array
doi 10.1109/cnna.2012.6331450
Full Text
Open PDF
Abstract
Available in
full text
Date
August 1, 2012
Authors
Declan Walsh
Piotr Dudek
Publisher
IEEE
Related search
A CMOS Imager With a Programmable Bit-Serial Column-Parallel SIMD/MIMD Processor
IEEE Transactions on Electron Devices
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
A High Speed Montgomery Processor of 256-Bit on FPGA
Reconfigurable Fpga Based Soft-Core Processor for Simd Applications
Asian Journal of Pharmaceutical and Clinical Research
Pharmacology
Pharmaceutical Science
Chap - A SIMD Graphics Processor
ACM SIGGRAPH Computer Graphics
Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL
Nepal Journal of Science and Technology
Implementation of an Asynchronous Cellular Logic Network as a Co-Processor for a General-Purpose Massively Parallel Array
Mixed Signal SIMD Processor Array Vision Chip for Real-Time Image Processing
Analog Integrated Circuits and Signal Processing
Surfaces
Signal Processing
Hardware
Architecture
Films
Coatings
Implementation of a Bit Error Rate Tester of a Wireless Communication System on an Fpga
International Journal of Research in Engineering and Technology
Design and FPGA Implementation of a Pseudo-Random Bit Sequence Generator Using Spatiotemporal Chaos