Novel Gate-Recess Process for the Reduction of Parasitic Phenomena Due to Side-Etching in InAlAs/InGaAs HEMTs

doi 10.7567/ssdm.1997.d-10-3
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

InAlAs/InGaAs/InP Sub-Micron HEMTs Grown by CBE

Journal of Crystal Growth
Inorganic ChemistryMaterials ChemistryCondensed Matter Physics
1992English

0.05-Μm-Gate InAlAs/InGaAs HEMT and Reduction of Its Short-Channel Effects

1993English

InAlAs/InGaAs/InP HEMTs С Композитным Каналом И Улучшенными Пробивными Характеристиками

Журнал технической физики
2019English

The Gate Length Reducing Process for Pseudomorphic In0.52Al0.48As/In0.7Ga0.3As HEMTs

2006English

60 Nm Self-Aligned-Gate InGaAs HEMTs With Record High-Frequency Characteristics

2010English

AlGaN/GaN MIS-HEMT Gate Structure Improvement Using Al2O3 Deposited by PEALD and BCl3 Gate Recess Etching

ECS Transactions
Engineering
2013English

A Novel InGaAs/InAlAs Insulated Gate Pseudomorphic HEMT With a Silicon Interface Control Layer Showing High DC- And RF-performance

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2001English

Electron Transport in Modulation-Doped InAlAs/InGaAs/InAlAs Heterostructures in High Electric Fields

Acta Physica Polonica A
AstronomyPhysics
2011English

Electroluminescence of Composite Channel InAlAs/InGaAs/InP/InAlAs High Electron Mobility Transistor

Journal of Applied Physics
AstronomyPhysics
2000English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy