Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-On-Chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2009.2021731
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Optimization of Test Scheduling and Test Access for ITC-02 SOC Benchmark Circuits

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2009English

Improving Thermal-Safe Test Scheduling for Core-Based Systems-On-Chip Using Shift Frequency Scaling

English

Stego System on Chip With LFSR Based Information Hiding Approach

International Journal of Computer Applications
2011English

An Integrated Technique for Test Vector Selection and Test Scheduling Under Test Time Constraint

English

A Generic Resource Distribution and Test Scheduling Scheme for Embedded Core-Based SoCs

IEEE Transactions on Instrumentation and Measurement
Electronic EngineeringElectricalInstrumentation
2004English

Multi-Temperature Testing for Core-Based System-On-Chip

2010English

Integrated System Health Management (ISHM) for Test Stand and J-2x Engine: Core Implementation

2008English

Development of Integrated Starter-Generator Test System Based on Virtual Instrument

2016English

A DSP-based Ramp Test for On-Chip High-Resolution ADC

2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy