A Parallel Radix-Sort-Based VLSI Architecture for Finding the First $W$ Maximum/Minimum Values

IEEE Transactions on Circuits and Systems II: Express Briefs- United States

doi 10.1109/tcsii.2014.2350333

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers
2000English

Finding the Maximum and Minimum Elements With One Lie

Discrete Applied Mathematics
CombinatoricsApplied MathematicsDiscrete Mathematics
2010English

Maximum and Minimum First Eigenvalues for a Class of Elliptic Operators

Proceedings of the American Mathematical Society
MathematicsApplied Mathematics
1966English

Optimal Doubly Logarithmic Parallel Algorithms Based on Finding All Nearest Smaller Values

Journal of Algorithms
1993English

VLSI Based Mixed-Radix 8-2 Butterfly FFT With Bit Reversal for 802.11a

International Journal of MC Square Scientific Research
2010English

A Systolic VLSI Architecture for Complex SVD

English

High-Performance VLSI Architecture for SCS Based Montgomery Modular Multiplication

IOSR Journal of VLSI and Signal Processing
2016English

Opto-Vlsi-Based Correlator Architecture for Multiwavelength Optical Header Recognition

Journal of Lightwave Technology
OpticsAtomicMolecular Physics,
2006English

VLSI Implementation of Split-Radix FFT for High Speed Applications

International Journal of Computer Applications
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy