Design and Analysis of Two Low-Power SRAM Cell Structures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2008.2004590
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A Novel Switched Capacitor Technique for NBTI Tolerant Low Power 6t-Sram Cell Design

IOSR journal of VLSI and Signal Processing
2014English

Design and Analysis of a Novel Ultra-Low Power SRAM Bit-Cell at 45nm CMOS Technology for Bio-Medical Implants

International Journal of Computer Applications
2015English

Design of 8T CNTFET SRAM for Ultra-Low Power Microelectronic Applications

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Comparative Analysis of Various SRAM Cells With Low Power, High Read Stability and Low Area

International Journal of Engineering and Manufacturing
2014English

A Review on Low Power Sram

International Journal of Recent Trends in Engineering and Research
2017English

Low Power and High Speed 13T SRAM Cell With Bit-Interleaving Capability

International Journal of Computer Applications
2016English

Comparison of the Interconnect Capacitances of Various SRAM Cell Layouts to Achieve High Speed, Low Power SRAM Cells

2003English

SRAM Cell Design for Stability Methodology

English

Performance Parameters of Low Power Sram Cells: A Review

i-manager's Journal on Circuits and Systems
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy