Compiler-Directed Scratch Pad Memory Optimization for Embedded Multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems- United States

doi 10.1109/tvlsi.2004.824299

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Hybrid Stacked Memory Architecture for Energy Efficient Embedded Chip-Multiprocessors Based on Compiler Directed Approach

2015English

Compiler Directed Parallelization of Loops in Scale for Shared-Memory Multiprocessors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2003English

Compiler-Based Approach for Exploiting Scratch-Pad in Presence of Irregular Array Access

English

Hardware and Compiler-Directed Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2000English

An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2002English

Compiler Design Issues for Embedded Processors

IEEE Design & Test of Computers
2002English

Compiler-Directed Transformation for Higher-Order Stencils

2015English

An Optimization Technique for Low-Energy Embedded Memory Systems

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2009English

An Improved Compiler Directed Power Optimization for Disk Based Systems Using Back Propagation Neural Networks

Bonfring International Journal of Software Engineering and Soft Computing
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy