High-Level Verification

IPSJ Transactions on System LSI Design Methodology - Japan
doi 10.2197/ipsjtsldm.2.131
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Information Processing Society of Japan

Related search

MetAcsl: Specification and Verification of High-Level Properties

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2019English

High-Level Debugging and Verification for FPGA-Based Multicore Architectures

2015English

High-Level Frameworks for the Specification and Verification of Scheduling Problems

International Journal on Software Tools for Technology Transfer
Information SystemsSoftware
2017English

System-Level Verification of Embedded Operating Systems Components

2012English

Concurrency-Oriented Verification and Coverage of System-Level Designs

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2011English

Formal Verification of User-Level Real-Time Property Patterns

2017English

High-Level Segment

Reports of the Economic and Social Council
2016English

Offline Signature Verification: An Approach Based on Score Level Fusion

International Journal of Computer Applications
2010English

Formal Verification of System-Level Safety Properties on Railway Software

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy