A Low Logic Depth Complex Multiplier Using Distributed Arithmetic

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/4.839928
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Polynomial Arithmetic Using Sequential Stochastic Logic

2016English

A Depth-Optimal Low-Complexity Distributed Wireless Multicast Algorithm

Computer Journal
Computer Science
2011English

A New Design of Multiplier Using Modified Booth Algorithm and Reversible Gate Logic

International Journal of Computer Applications Technology and Research
2013English

Design of Pulse Detectors and Unsigned Sequential Multiplier Using Reversible Logic

International Journal of Computer Applications
2014English

Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression

2017English

An 180 MHz 16 Bit Multiplier Using Asynchronous Logic Design Techniques

English

An LMS Adaptive Filter Using Distributed Arithmetic - Algorithms and Architectures

2011English

Design of Low Power Column Bypass Multiplier Using FPGA

IOSR journal of VLSI and Signal Processing
2012English

Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier

International Journal of MC Square Scientific Research
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy