Crosstalk Aware Multi-Bit Error Detection With Limited Error Correction Coding for Reliable On-Chip Communication

International Journal of Computer Applications

doi 10.5120/ijca2018916934

Full Text

Abstract

Available in

Date

Authors

Publisher

Foundation of Computer Science

Related search

The Reliability of Semiconductor RAM Memories With On-Chip Error-Correction Coding

IEEE Transactions on Information Theory
Computer Science ApplicationsInformation SystemsLibraryInformation Sciences
1991English

Energy-Aware Error Control Coding for Flash Memories

2009English

A Dynamic Scratchpad Memory Collaborated With Cache Memory for Transferring Data for Multi-Bit Error Correction

International Journal of Trend in Scientific Research and Development
2018English

An Effective Error Correction Scheme for Arithmetic Coding

Mathematical Problems in Engineering
MathematicsEngineering
2015English

Bit Error Rate Analysis for Wireless Network Coding With Imperfect Channel State Information

2010English

Polynomials in Error Detection and Correction in Data Communication System

2020English

Least Bit Error Rate Adaptive Multiuser Detection

Studies in Fuzziness and Soft Computing
Computational MathematicsComputer Science
2004Norwegian

Error-Correction and Crosstalk Avoidance in DSM Busses

2003English

Analysis of Forward Error Correction Methods for Nanoscale Networks-On-Chip

2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy