A Dynamic Scratchpad Memory Collaborated With Cache Memory for Transferring Data for Multi-Bit Error Correction

International Journal of Trend in Scientific Research and Development
doi 10.31142/ijtsrd14351
Full Text
Abstract

Available in full text

Date
Authors
Publisher

South Asia Management Association

Related search

Bit Error Generation for NAND Flash Memory

2016English

WCET-aware Data Selection and Allocation for Scratchpad Memory

2012English

Investigation of Scratchpad Memory for Preemptive Multitasking

2012English

CRISP: A Pipelined 32-Bit Microprocessor With 13-Kbit of Cache Memory

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1987English

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

ACM SIGARCH Computer Architecture News
2010English

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

2010English

A Shared Scratchpad Memory With Synchronization Support

2017English

Design of Cache Memory With Cache Controller for Low Power

2017English

Crosstalk Aware Multi-Bit Error Detection With Limited Error Correction Coding for Reliable On-Chip Communication

International Journal of Computer Applications
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy