New Built-In Self-Test Boundary Scan Architectures for Digital Integrated Circuits in Industrial Applications

International Journal of Computer Applications
doi 10.5120/ijca2018917437
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

A Self-Reconfigurable Platform for Built-In Self-Test Applications

IEEE Transactions on Instrumentation and Measurement
Electronic EngineeringElectricalInstrumentation
2007English

Built-In Self-Test and Self-Calibration for Analog and Mixed Signal Circuits

2019English

A New Built-In Self Test Scheme for Phase-Locked Loops Using Internal Digital Signals

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2008English

Built-In Self Test of High Speed Analog-To-Digital Converters

IEEE Instrumentation and Measurement Magazine
Electronic EngineeringElectricalInstrumentation
2019English

Implementation of Low Power Test Pattern Generator for Digital Integrated Circuits

International Journal of Hybrid Information Technology
Computer Science
2016English

Built in Self Test for RAM Using VHDL

2012English

Embedded Built-In-Test Detection Circuit for Radio Frequency Systems and Circuits

English

Test Flow Selection for Stacked Integrated Circuits

Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic EngineeringElectrical
2019English

Combined Self-Test of Analog Portion and ADCs in Integrated Mixed-Signal Circuits

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy