A New Built-In Self Test Scheme for Phase-Locked Loops Using Internal Digital Signals

IEICE Transactions on Electronics - Japan
doi 10.1093/ietele/e91-c.10.1713
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Determination of the Behaviour of Self-Sampled Digital Phase-Locked Loops

2010English

All-Digital RF Phase-Locked Loops Exploiting Phase Prediction

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2014English

Synchronized State in Networks of Digital Phase-Locked Loops

2010English

Fractional Spur Suppression in All-Digital Phase-Locked Loops

2015English

Phase-Locked Loops

1996English

Built in Self Test for RAM Using VHDL

2012English

New Built-In Self-Test Boundary Scan Architectures for Digital Integrated Circuits in Industrial Applications

International Journal of Computer Applications
2018English

Design, Analysis and Modeling of the Effect of the Phase Detector in Digital Phase-Locked Loops

English

Spur Reduction Techniques for Phase-Locked Loops Exploiting a Sub-Sampling Phase Detector

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy