Implementation of Low Power Test Pattern Generator for Digital Integrated Circuits
International Journal of Hybrid Information Technology - Australia
doi 10.14257/ijhit.2016.9.12.32
Full Text
Open PDFAbstract
Available in full text
Categories
Date
December 31, 2016
Authors
Publisher
Global Vision Press