Design of Two-Rail Checker Using a New Parity Preserving Reversible Logic Gate
International Journal of Computer Theory and Engineering
doi 10.7763/ijcte.2015.v7.977
Full Text
Open PDFAbstract
Available in full text
Date
August 1, 2015
Authors
Publisher
IACSIT Press