Aegis: A Single-Chip Secure Processor

IEEE Design & Test of Computers
doi 10.1109/mdt.2007.4343587
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions

ACM SIGARCH Computer Architecture News
2005English

Energy Characteristic of a Processor Allocator and a Network-On-Chip

International Journal of Applied Mathematics and Computer Science
EngineeringComputer ScienceApplied Mathematics
2011English

Long-Range Dependence and On-Chip Processor Traffic

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2009English

8 Bit Single Cycle Processor

INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY
2019English

Single-Cell ChIP

Nature Methods
BiochemistryBiotechnologyCell BiologyMolecular Biology
2019English

High Throughput Parallel-Pipeline 2-D DCT/IDCT Processor Chip

The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
2006English

A Parallelized Implementation of Turbo Decoding Based on Network on Chip Multi - Core Processor

Journal of Engineering Science and Technology Review
Engineering
2014English

The Case for a Single-Chip Multiprocessor

1996English

Secure and Flexible Trace-Based Debugging of Systems-On-Chip

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy