A Parallelized Implementation of Turbo Decoding Based on Network on Chip Multi - Core Processor

Journal of Engineering Science and Technology Review- Greece

doi 10.25103/jestr.071.09

Full Text

Abstract

Available in

Categories

Date

April 1, 2014

Authors

Publisher

Eastern Macedonia and Thrace Institute of Technology

Related search

Multi-Temperature Testing for Core-Based System-On-Chip

English

Energy Characteristic of a Processor Allocator and a Network-On-Chip

International Journal of Applied Mathematics and Computer Science

Computer Science

Applied Mathematics

English

An Automated Surveillance System Based on Multi-Processor System-On-Chip and Hardware Accelerator

International Journal of Advanced Computer Science and Applications

Computer Science

English

Multi-Chip Implementation of a High-Speed Sorting Engine Based on Rank-Ordering

English

Hardware Design and Implementation of a Network-On-Chip Based Load Balancing Switch Fabric

English

Design and Implementation of 1-D and 2-D Mixed Architecture FFT Processor in Heterogeneous Multi-Core SoC Based on FPGA

International Journal of Control and Automation

Systems Engineering

English

Design and Implementation of a Network on Chip Using FPGA(English)

AL-Rafdain Engineering Journal (AREJ)

English

A Multi-Chip Data Acquisition System Based on a Heterogeneous System-On-Chip Platform

Springer proceedings in physics

High Energy Physics

English

Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor

English