Using Unified Power Format Standard Concepts for Power-Aware Design and Verification of Systems-On-Chip at Transaction Level
IET Circuits, Devices and Systems - United Kingdom
doi 10.1049/iet-cds.2011.0352
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2012
Authors
Publisher
Institution of Engineering and Technology (IET)