Design and Implementation of a High-Speed Bit-Serial SFQ Adder Based on the Binary Decision Diagram

Superconductor Science and Technology - United Kingdom
doi 10.1088/0953-2048/16/12/039

Related search