A Machine Learning Attack Resistant Multi-Puf Design on FPGA

doi 10.1109/aspdac.2018.8297289
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE