A PUF Design for Secure FPGA-based Embedded Systems

doi 10.1109/aspdac.2010.5419927
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE