A Review on Design and Analysis of Low Power PLL for Digital Applications

International Journal for Research in Applied Science and Engineering Technology
doi 10.22214/ijraset.2018.6246
Full Text
Abstract

Available in full text

Date
Authors
Publisher

International Journal for Research in Applied Science and Engineering Technology (IJRASET)

Related search

A Novel Latch Design for Low Power Applications

International Journal of Computer Applications
2012English

A Low Power, Small Area Cyclic Time-To-Digital Converter in All-Digital PLL for DVB-S2 Application

Journal of Semiconductor Technology and Science
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2013English

Design and Analysis of Low Power Level Shifter in IC Applications

International Journal of Computer Applications
2016English

CMOS Low Power Cell Library for Digital Design

International Journal of VLSI Design & Communication Systems
2013English

Design and Validation of a Low-Power Network Node for Pervasive Applications

2007English

Design and Analysis of Low Power Analog to Digital Converter Using CMOS Technology

IARJSET
2017English

Design and Optimization of a Low Power Pressure Sensor for Wireless Biomedical Applications

Journal of Sensors
ControlSystems EngineeringInstrumentationElectricalElectronic Engineering
2015English

Ultra Low Power Analog to Digital Converter for Biomedical Applications

English

Design of a Low-Power CMOS Operational Amplifier With Common-Mode Feedback for Pipeline Analog-To-Digital Converter Applications

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy