Delay Efficient 128-Bit Ladner-Fischer Adder

International Journal of Electronics, Communication & Instrumentation Engineering Research and Development
doi 10.24247/ijecierdaug20181
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Transstellar Journal Publications and Research Consultancy Private Limited

Related search

Implementing 128-Bit Secure MPKC Signatures

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2018English

Efficient Serial Multiplier Design Using Ripple Counters,Kogge-Stone Adder and Full Adder

International Journal of Computer Applications
2013English

Hardware-Efficient FIR Filters With Reduced Adder Step

Electronics Letters
Electronic EngineeringElectrical
2005English

Security Login System on Mobile Application With Implementation of Advanced Encryption Standard (AES) Using 3 Keys Variation 128-Bit, 192-Bit, and 256-Bit

Scientific Journal of Informatics
2019English

A Novel Low Power Adder-Subtractor Using Efficient XOR Gates

Journal of Applied Sciences
2014English

Review Paper on Efficient VLSI Architecture for Carry Select Adder

International Journal of Computer Applications
2017English

A 4-GHz 130-Nm Address Generation Unit With 32-Bit Sparse-Tree Adder Core

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2003English

Design of an Area Efficient Adder Using Minority Gates in QCA

International Journal of Innovative Research in Computer and Communication Engineering
2015English

Efficient Adder Circuits Based on a Conservative Reversible Logic Gate

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy