A Novel Low Power Adder-Subtractor Using Efficient XOR Gates

Journal of Applied Sciences
doi 10.3923/jas.2014.1623.1627
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Science Alert

Related search

Study of Design and Analysis of Low-Power 10-Transistor Full Adders Using Novel XOR–XNOR Gates

IOSR journal of VLSI and Signal Processing
2014English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

Design of an Area Efficient Adder Using Minority Gates in QCA

International Journal of Innovative Research in Computer and Communication Engineering
2015English

Low Power Adder Based ANN

International Journal of Computer Applications
2015English

High Performance Low Leakage Power Full Subtractor Circuit Design Using Rate Sensing Keeper

International Journal of Research in Engineering and Technology
2014English

Low Power Adder Based Auditory Filter Architecture

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2014English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

A Place and Power Effective Square Root Carry Choose Adder Design by 3t-Xor Gate and Typical Boolean Logic

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Novel Linear Analog-Adder Using A-Igzo TFTs

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy