Designing Application-Specific Networks on Chips With Floorplan Information

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers - United States
doi 10.1109/iccad.2006.320058
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Analysis of Error Recovery Schemes for Networks on Chips

IEEE Design and Test of Computers
2005English

Special Issue on Networks-On-Chips: Design Flows and Case Studies

Design Automation for Embedded Systems
HardwareArchitectureSoftware
2011English

Application of Neural Networks for Assisting, Controlling and Designing Technological Processes

2014English

Application of the TEVA-SPOT in Designing the Monitoring of Water Networks

E3S Web of Conferences
EarthEnergyPlanetary SciencesEnvironmental Science
2018English

Designing Code Tables With Application to Nepali

Journal of Global Information Management
Information SystemsBusinessInternational ManagementStrategyManagement ScienceComputer Science ApplicationsManagementE-learningOperations Research
1998English

Sharing Watchkeeping Information Using AIS Application Specific Message

The Journal of Japan Institute of Navigation
2014English

Dynamic Weighting Monte Carlo for Constrained Floorplan Designs in Mixed Signal Application

English

A Design Flow for Application-Specific Networks on Chip With Guaranteed Performance to Accelerate SOC Design and Verification

English

Designing a Persuasive Application for Behaviour Change With Children:

Journal of Marketing and Information Systems
2020English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy