Distributed ESD Protection for High-Speed Integrated Circuits

IEEE Electron Device Letters - United States
doi 10.1109/55.852960
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Electrical Modelling of Multilevel On-Chip Interconnections for High-Speed Integrated Circuits

Active and Passive Electronic Components
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
1992English

Optimization of Broadband RF Performance and ESD Robustness by -Model Distributed ESD Protection Scheme

Journal of Electrostatics
SurfacesElectronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsFilmsBiotechnologyCoatingsElectronic
2006English

High Electron Mobility Transistors Yield Improvement With Ultrasonically Assisted Recess for High-Speed Integrated Circuits

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2006English

Design for Testability of Integrated Circuits and Project Protection Difficulties

Russian Technological Journal
2019English

Global Compact Passive Macromodeling Algorithms for High-Speed Circuits

English

Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits

English

High-Speed Computer Simulation of Electrical Circuits

Energy Engineering and Control Systems
2015English

Novel Substrate Trigger SCR-LDMOS Stacking Structure for High-Voltage ESD Protection Application

Chinese Physics B
AstronomyPhysics
2015English

Design of On-Chip Testing Memory for High Speed Circuits

CVR Journal of Science & Technology
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy