Design for Testability of Integrated Circuits and Project Protection Difficulties

Russian Technological Journal
doi 10.32362/2500-316x-2019-7-4-60-70
Full Text
Abstract

Available in full text

Date
Authors
Publisher

RTU MIREA

Related search

Design of Modular Digital Circuits for Testability

IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C
1997English

Design for Testability of Circuits and Systems; An Overview

The International Conference on Electrical Engineering
2006English

Nonscan Design for Testability for Synchronous Sequential Circuits Based on Conflict Resolution

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2003English

Computer-Aided Design for Integrated Circuits

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
1968English

Distributed ESD Protection for High-Speed Integrated Circuits

IEEE Electron Device Letters
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2000English

Testability Analysis Considerations of Digital Circuits.

English

Design for Testability of LSI

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
1987English

Cell Transformations and Physical Design Techniques for 3D Monolithic Integrated Circuits

ACM Journal on Emerging Technologies in Computing Systems
Electronic EngineeringNanoscienceHardwareElectricalArchitectureNanotechnologySoftware
2013English

Design, Modeling, and Optimization of ECL Interface Circuits for BiCMOS Integrated Systems.

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy