Test and Diagnosis of Faulty Logic Blocks in FPGAs

IEE Proceedings - Computers and Digital Techniques
doi 10.1049/ip-cdt:19990532
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

Energy Optimization in Commercial FPGAs With Voltage, Frequency and Logic Scaling

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2016English

Age-Aware Logic and Memory Co-Placement for RRAM-FPGAs

2017English

Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs

2006English

Immediate Diagnosis of Faulty Behaviours With Petri Net Models

IFAC Proceedings Volumes
2005English

Automatic Generation of High-Performance Multipliers for FPGAs With Asymmetric Multiplier Blocks

2010English

Logic Grammars for Diagnosis and Repair

International Journal on Artificial Intelligence Tools
Artificial Intelligence
2003English

Investigation of Solution Space of Trees and DAGs for Realization of Combinational Logic in AT 6000 Series FPGAs

2000English

Mapping Arbitrary Logic Functions Into Synchronous Embedded Memories for Area Reduction on FPGAs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

Analysis of Adaptive Fuzzy Technique for Multiple Crack Diagnosis of Faulty Beam Using Vibration Signatures

Advances in Fuzzy Systems
ControlComputational MathematicsOptimizationSystems Engineering
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy