Iterative Remapping for Logic Circuits
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.728916
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 1998
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)