Amanote Research

Amanote Research

    RegisterSign In

VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax

doi 10.1109/icc.2007.750
Full Text
Open PDF
Abstract

Available in full text

Date

June 1, 2007

Authors
K. K. GunnamG. S. ChoiM. B. YearyM. Atiquzzaman
Publisher

IEEE


Related search

VLSI Architectures for WIMAX Channel Decoders

2009English

Iterative Decoding Threshold Analysis for LDPC Convolutional Codes

IEEE Transactions on Information Theory
Computer Science ApplicationsInformation SystemsLibraryInformation Sciences
2010English

Gradient Projection Decoding of LDPC Codes

IEEE Communications Letters
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
2007English

A Parallel-Layered Belief-Propagation Decoder for Non-Layered LDPC Codes

Journal of Communications
Electronic EngineeringElectrical
2010English

Parity Information Aided Iterative Multistage Decoding for Multilevel LDPC Codes

2019English

OpenCL/CUDA Algorithms for Parallel Decoding of Any Irregular LDPC Code Using GPU

Telfor Journal
Media TechnologySignal ProcessingComputer NetworksRadiationCommunicationsSoftware
2019English

Construction of Irregular QC-LDPC Codes in Near-Earth Communications

Journal of Communications
Electronic EngineeringElectrical
2014English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

2007English

Augmented Decoders for LDPC Codes

Eurasip Journal on Wireless Communications and Networking
Computer NetworksComputer Science ApplicationsSignal ProcessingCommunications
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy