Amanote Research
Register
Sign In
VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax
doi 10.1109/icc.2007.750
Full Text
Open PDF
Abstract
Available in
full text
Date
June 1, 2007
Authors
K. K. Gunnam
G. S. Choi
M. B. Yeary
M. Atiquzzaman
Publisher
IEEE
Related search
VLSI Architectures for WIMAX Channel Decoders
Iterative Decoding Threshold Analysis for LDPC Convolutional Codes
IEEE Transactions on Information Theory
Computer Science Applications
Information Systems
Library
Information Sciences
Gradient Projection Decoding of LDPC Codes
IEEE Communications Letters
Electronic Engineering
Simulation
Computer Science Applications
Electrical
Modeling
A Parallel-Layered Belief-Propagation Decoder for Non-Layered LDPC Codes
Journal of Communications
Electronic Engineering
Electrical
Parity Information Aided Iterative Multistage Decoding for Multilevel LDPC Codes
OpenCL/CUDA Algorithms for Parallel Decoding of Any Irregular LDPC Code Using GPU
Telfor Journal
Media Technology
Signal Processing
Computer Networks
Radiation
Communications
Software
Construction of Irregular QC-LDPC Codes in Near-Earth Communications
Journal of Communications
Electronic Engineering
Electrical
VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes
Augmented Decoders for LDPC Codes
Eurasip Journal on Wireless Communications and Networking
Computer Networks
Computer Science Applications
Signal Processing
Communications