A Parallel-Layered Belief-Propagation Decoder for Non-Layered LDPC Codes

Journal of Communications- United States

doi 10.4304/jcm.5.5.400-408

Full Text

Abstract

Available in

Categories

Electronic Engineering

Date

May 1, 2010

Authors

Publisher

Engineering and Technology Publishing

Related search

VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax

English

Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders With Fully-Parallel Processing Units

English

Layered Interval Codes for TCAM-Based Classification

English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

English

Parallel LDPC Decoder Implementation on GPU Based on Unbalanced Memory Coalescing

English

A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems

Systems Engineering

Information Systems

Signal Processing

Theoretical Computer Science

English

Cost-Effective Scalable QC-LDPC Decoder Designs for Non-Volatile Memory Systems

French

Wave Propagation in Layered Viscous-Elastic Constructions

Herald of Aeroenginebuilding

English

Dual-Layered Parallel Impedance Control for Hydraulic Master-Slave.

TRANSACTIONS OF THE JAPAN FLUID POWER SYSTEM SOCIETY

English