A Parallel-Layered Belief-Propagation Decoder for Non-Layered LDPC Codes

Journal of Communications - United States
doi 10.4304/jcm.5.5.400-408
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Engineering and Technology Publishing

Related search

VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax

2007English

Flexible, Cost-Efficient, High-Throughput Architecture for Layered LDPC Decoders With Fully-Parallel Processing Units

2016English

Layered Interval Codes for TCAM-Based Classification

2009English

Parallel LDPC Decoder Implementation on GPU Based on Unbalanced Memory Coalescing

2012English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

2007English

A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2010English

Cost-Effective Scalable QC-LDPC Decoder Designs for Non-Volatile Memory Systems

2013English

Wave Propagation in Layered Viscous-Elastic Constructions

Herald of Aeroenginebuilding
2018English

Dual-Layered Parallel Impedance Control for Hydraulic Master-Slave.

TRANSACTIONS OF THE JAPAN FLUID POWER SYSTEM SOCIETY
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy