VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

doi 10.1109/iscas.2007.378514