VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

doi 10.1109/iscas.2007.378514

Full Text

Abstract

Available in

Date

Authors

Publisher

IEEE

Related search

High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder

2011English

A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2010English

LDPC Decoder Architecture for DVB-S2 and DVB-S2X Standards

2015English

A Parallel-Layered Belief-Propagation Decoder for Non-Layered LDPC Codes

Journal of Communications
Electronic EngineeringElectrical
2010English

LDPC Encoder and Decoder Architecture for Coding 3-Bit Message Vector

International Journal of Security and its Applications
Computer Science
2015English

Low-Complexity High-Throughput Decoding Architecture for Convolutional Codes

Eurasip Journal on Wireless Communications and Networking
Computer NetworksComputer Science ApplicationsSignal ProcessingCommunications
2012English

VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax

2007English

Design of High-Rate LDPC Codes Based on Matroid Theory

IEEE Communications Letters
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
2019English

Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder

2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy