Amanote Research

Amanote Research

    RegisterSign In

Batch to the Future: Analyzing Timestamp Accuracy of High-Performance Packet I/O Engines

IEEE Communications Letters - United States
doi 10.1109/lcomm.2012.092812.121433
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
Date

November 1, 2012

Authors
Victor MorenoPedro M. Santiago del RioJavier RamosJaime J. GarnicaJose Luis Garcia-Dorado
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

Timestamp-Based Result Cache Invalidation for Web Search Engines

2011English

Framework for Analyzing Android I/O Stack Behavior: From Generating theWorkload to Analyzing the Trace

Future Internet
Computer NetworksCommunications
2013English

High Performance Packet Processing With FlexNIC

ACM SIGARCH Computer Architecture News
2016English

Synthesis of High-Performance Packet Processing Pipelines

Proceedings - Design Automation Conference
ControlSystems EngineeringElectronic EngineeringSimulationHardwareComputer Science ApplicationsElectricalArchitectureModeling
2006English

High Performance Transducer Architecture for Content Inspection Engines

English

A New Data Sieving Approach for High Performance I/O

Lecture Notes in Electrical Engineering
IndustrialManufacturing Engineering
2012English

On the Performance of the POSIX I/O Interface to PVFS

2004English

Delay Performance of High-Speed Packet Switches With Low Speedup

English

Benchmarking the CGNS I/O Performance

2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy