FPGA Implementation of 16-Bit Multipliers Based Upon Vedic Mathematic Approach

Jurnal Rekayasa Elektrika
doi 10.17529/jre.v10i4.1105
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Jurnal Rekayasa Elektrika (JRE)