Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam

International Journal of Innovative Technology and Exploring Engineering - India
doi 10.35940/ijitee.d2106.029420
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP

Related search

Implementation of 24 Bit High Speed Floating Point Vedic Multiplier

International Journal of Advance Engineering and Research Development
2017English

Implementation of Vedic Multiplier and Floating Point Matrix Multiplier in Image Compression Applications

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2020English

ASIC Implementation of 32 and 64 Bit Floating Point ALU Using Pipelining

International Journal of Computer Applications
2014English

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems
2016English

FPGA Implementation of 16-Bit Multipliers Based Upon Vedic Mathematic Approach

Jurnal Rekayasa Elektrika
2014English

Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform

2019English

ROI-based Compression on Radiological Image by Urdhva-Tiryagbhyam and DWT Over FPGA

International Journal of Advanced Computer Science and Applications
Computer Science
2017English

A 16-Bit High-Speed Multiplier Design Based on Karatsuba Algorithm and Urdhva-Tiryagbhyam Theorem Using Modified Gdi Cells for Low Power and Area Constraints

ICTACT Journal on Microelectronics
2017English

Implementation of Power Efficient Vedic Multiplier

International Journal of Computer Applications
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy