Amanote Research
Register
Sign In
Fast FPGA-based Pipelined Digit-Serial/Parallel Multipliers
doi 10.1109/iscas.1999.777931
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
J. Valls
T. Sansaloni
M.M. Peiro
E. Boemo
Publisher
IEEE
Related search
Radix-2n Serial–serial Multipliers
IEE Proceedings - Circuits, Devices and Systems
A Digit Pipelined Dynamic Time Warp Processor.
FPGA Implementation of 16-Bit Multipliers Based Upon Vedic Mathematic Approach
Jurnal Rekayasa Elektrika
Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Energy-Efficient FPGA-Based Parallel Quasi-Stochastic Computing
Journal of Low Power Electronics and Applications
Electronic Engineering
Electrical
An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator
Frontiers in Neuroscience
Neuroscience
Fast Digit-Index Permutations
Scientific Programming
Computer Science Applications
Software
A Fast and Accurate FPGA System for Short Read Mapping Based on Parallel Comparison on Hash Table
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Efficient Parallel-Pipelined GHASH for Message Authentication
