A Low-Memory Intensive Decoding Architecture for Double-Binary Convolutional Turbo Code

Turkish Journal of Electrical Engineering and Computer Sciences - Turkey
doi 10.3906/elk-1203-86
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Scientific and Technological Research Council of Turkey

Related search

Memory Reduced MAP Decoding for Double-Binary Turbo Decoder

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2011English

Low-Complexity High-Throughput Decoding Architecture for Convolutional Codes

Eurasip Journal on Wireless Communications and Networking
Computer NetworksComputer Science ApplicationsSignal ProcessingCommunications
2012English

ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding

2006English

Viturbo: A Reconfigurable Architecture for Viterbi and Turbo Decoding

English

New Architecture for High Data Rate Turbo Decoding of Product Codes

English

Decoding of Machine Instructions for Abstract Interpretation of Binary Code

Proceedings of the Institute for System Programming of the RAS
2019English

Fine Grain Parallel Decoding of Turbo Product Codes: Algorithm and Architecture

2008English

Combined Turbo Equalization and Turbo Decoding

English

Concurrent OFDM Demodulation and Turbo Decoding for Ultra Reliable Low Latency Communication

IEEE Transactions on Vehicular Technology
Electronic EngineeringAutomotive EngineeringComputer NetworksApplied MathematicsCommunicationsElectricalAerospace Engineering
2020English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy