Memory Reduced MAP Decoding for Double-Binary Turbo Decoder

IEICE Electronics Express- Japan

doi 10.1587/elex.8.1996

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A Low-Memory Intensive Decoding Architecture for Double-Binary Convolutional Turbo Code

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2014English

Memory Optimization of MAP Turbo Decoder Algorithms

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2001English

ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding

2006English

Ultra-Light Decoder for Turbo Product Codes

IEEE Communications Letters
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
2018Danish

Low Complexity Decoder for CCSDS Turbo Codes

IOSR Journal of Electronics and Communication Engineering
2014English

Combined Turbo Equalization and Turbo Decoding

English

Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL

IOSR Journal of Electronics and Communication Engineering
2013English

An Improved Log-Map Algorithm Based on Polynomial Regression Function for LTE Turbo Decoding

2015English

A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy