ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding

doi 10.1109/date.2006.244126