Amanote Research
Register
Sign In
ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding
doi 10.1109/date.2006.244126
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
O. Muller
A. Baghdadi
M. Jezequel
Publisher
IEEE
Related search
Memory Reduced MAP Decoding for Double-Binary Turbo Decoder
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
A Low-Memory Intensive Decoding Architecture for Double-Binary Convolutional Turbo Code
Turkish Journal of Electrical Engineering and Computer Sciences
Electronic Engineering
Electrical
Computer Science
Combined Turbo Equalization and Turbo Decoding
Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design
On the Error Statistics of Turbo Decoding for Hybrid Concatenated Codes Design
Journal of Communications Software and Systems
Electronic Engineering
Electrical
Software
A Simple Step-By-Step Decoding of Binary BCH Codes
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
An Efficient Hardware Interleaver for 3G Turbo Decoding
Viturbo: A Reconfigurable Architecture for Viterbi and Turbo Decoding
Efficient Decoding Technique for Block Product Turbo Codes
International Journal of Multimedia and Ubiquitous Engineering
Computer Science
