Amanote Research

Amanote Research

    RegisterSign In

Xtmap: Generate-And-Test Mapper for Table-Lookup Gate Arrays

doi 10.1109/cmpcon.1993.289703
Full Text
Open PDF
Abstract

Available in full text

Date

Unknown

Authors
K. Karplus
Publisher

IEEE Comput. Soc. Press


Related search

Chortle-Crf: Fast Technology Mapping for Lookup Table-Based FPGAs

1991English

Constrained Clock Shifting for Field Programmable Gate Arrays

2002English

Efficient Lookup Table-Based Adaptive Baseband Predistortion Architecture for Memoryless Nonlinearity

Eurasip Journal on Advances in Signal Processing
HardwareElectronic EngineeringSignal ProcessingElectricalArchitecture
2010English

Earthquake Off Japan Could Generate Strong Tsunami Arrays

Eos
EarthPlanetary Sciences
2005English

Replace: An Incremental Placement Algorithm for Field Programmable Gate Arrays

2009English

Sequence Prediction of Firing Angle BLDC Motor Drive Using Lookup Table

International Journal of Trend in Scientific Research and Development
2018English

Efficient IP Table Lookup via Adaptive Stratified Trees With Selective Reconstructions

Journal of Experimental Algorithmics
Theoretical Computer Science
2008English

Comparative Analysis of Soft and Hard On-Chip Interconnects for Field-Programmable Gate Arrays

IET Computers and Digital Techniques
HardwareElectronic EngineeringElectricalArchitectureSoftware
2012English

Quality Isosurface Mesh Generation Using an Extended Marching Cubes Lookup Table

Computer Graphics Forum
Computer NetworksComputer GraphicsComputer-Aided DesignCommunications
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy