Amanote Research
Register
Sign In
Layout-Driven Test-Architecture Design and Optimization for 3D SoCs Under Pre-Bond Test-Pin-Count Constraint
doi 10.1145/1687399.1687434
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2009
Authors
Li Jiang
Qiang Xu
Krishnendu Chakrabarty
T. M. Mak
Publisher
ACM Press
Related search
A Test Architecture Design for SoCs Using ATAM Method
International Journal of Electrical and Computer Engineering
Electronic Engineering
Electrical
Computer Science
Reconfigured Test Architecture Optimization for TSV-based Three-Dimensional SoCs
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
An Integrated Technique for Test Vector Selection and Test Scheduling Under Test Time Constraint
Test Planning for Modular Testing of Hierarchical SOCs
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Design Analysis and Fabrication of Test Rig for Piston Pin Fatigue Life Assessment
International Journal of Trend in Scientific Research and Development
Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Layout Driven FPGA Packing Algorithm for Performance Optimization
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Changes of Test Value Under Constraint and Consideration on Screening Test Value in Phase I study.Focused on Hepatic Function Test.
Japanese Journal of Clinical Pharmacology and Therapeutics
Pharmacology
Design of Resource Repository in Virtual Test Architecture
Journal of Software
