Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2007.893556
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Embedded System Design and Power-Rate-Distortion Optimization for Video Encoding Under Energy Constraints

English

Wrapper Design for Multifrequency IP Cores

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2005English

Power Efficiency of Voltage Scaling in Multiple Clock, Multiple Voltage Cores

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2002English

Automated DfT Insertion and Test Generation for 3d-SICs With Embedded Cores and Multiple Towers

2013English

Design and Optimization of Multiple-Mesh Clock Network

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2015English

Core Test Wrapper Design for Unicast and Multicast NOC Testing

Information Technology Journal
2013English

SOC Test-Architecture Optimization for the Testing of Embedded Cores and Signal-Integrity Faults on Core-External Interconnects

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2009English

PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing

2012English

Embedded System Synthesis Under Memory Constraints

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy