Amanote Research
Register
Sign In
Optimizing Shared Cache Behavior of Chip Multiprocessors
doi 10.1145/1669112.1669176
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2009
Authors
Mahmut Kandemir
Sai Prashanth Muralidhara
Sri Hari Krishna Narayanan
Yuanrui Zhang
Ozcan Ozturk
Publisher
ACM Press
Related search
Cache Coherence Protocols in Shared-Memory Multiprocessors
Author Retrospective for Cooperative Cache Partitioning for Chip Multiprocessors
Optimizing Array-Intensive Applications for On-Chip Multiprocessors
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
An Efficient Cache Design for Scalable Glueless Shared-Memory Multiprocessors
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors
Adaptive Zone-Aware Multi-Bank on Chip Last Level L2 Cache Partitioning for Chip Multiprocessors
International Journal of Computer Applications
Memory Contention in Scalable Cache-Coherent Multiprocessors
Software Cache Coherence for Large Scale Multiprocessors
Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
