Amanote Research
Register
Sign In
High Speed Low Error Floor Hardware Implementation and Fast and Accurate Error Floor Estimation of LDPC Decoders
doi 10.22215/etd/2014-10497
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Sina Tolouei
Publisher
Carleton University
Related search
Structured LDPC Codes for High-Density Recording: Large Girth and Low Error Floor
IEEE Transactions on Magnetics
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Serial Concatenation of Reed Muller and LDPC Codes With Low Error Floor
The Analysis of Error Floor and Graphical Structure of LDPC Codes
Quasi-Cyclic Generalized LDPC Codes With Low Error Floors
IEEE Transactions on Communications
Electronic Engineering
Electrical
Reduction of the Error Floor of Binary FSK by Nonlinear Frequency Discriminators
IEEE Transactions on Wireless Communications
Electronic Engineering
Applied Mathematics
Computer Science Applications
Electrical
Error Floors of LDPC Coded BICM
Hardware-Friendly Implementation of Soft Information Set Decoders
M-Show: A System for Accurate Position Estimation in Multi-Floor Buildings
Hardware Optimized and Error Reduced Approximate Adder
Electronics (Switzerland)
Control
Electronic Engineering
Signal Processing
Computer Networks
Systems Engineering
Hardware
Communications
Electrical
Architecture
