High Speed Low Error Floor Hardware Implementation and Fast and Accurate Error Floor Estimation of LDPC Decoders

doi 10.22215/etd/2014-10497
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Carleton University