Amanote Research
Register
Sign In
Two IP Protection Schemes for Multi-Fpga Systems
doi 10.1109/reconfig.2012.6416790
Full Text
Open PDF
Abstract
Available in
full text
Date
December 1, 2012
Authors
Lubos Gaspar
Viktor Fischer
Tim Guneysu
Zouha Cherif Jouini
Publisher
IEEE
Related search
Multi-Core/Multi-Ip Technology for Embedded Applications
IEICE Transactions on Electronics
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Power Aware IP Block Mapping Schemes for Interconnect Networks
International Journal of Control and Automation
Control
Systems Engineering
New Slow-Control FPGA IP for GBT Based System and Status Update of the GBT-FPGA Project
Classification Schemes of Nonoscillatory Solutions for Two-Dimensional Time Scale Systems
Mathematical Inequalities and Applications
Mathematics
Applied Mathematics
Circuit Partitioning Based Fingerprinting Method for IP Protection
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Watermarking Schemes for Copy Protection : A Survey
International Journal of Computer Science & Engineering Survey
Two Conservative Multi-Tracer Efficient Semi-Lagrangian Schemes for Multiple Processor Systems Integrated in a Spectral Element (Climate) Dynamical Core
Communications in Applied and Industrial Mathematics
Applied Mathematics
Industrial
Manufacturing Engineering
Physical Fault Detection and Recovery Methods for System-Lsi Loaded FPGA-IP Core
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Accurate Multi-Level Schemes for Advection
International Journal for Numerical Methods in Fluids
Computational Mechanics
Mechanics of Materials
Applied Mathematics
Computer Science Applications
Mechanical Engineering
