Amanote Research

Amanote Research

    RegisterSign In

High‐Speed Deterministic‐Latency Serial IO

doi 10.5772/67012
Full Text
Open PDF
Abstract

Available in full text

Date

May 31, 2017

Authors
Raffaele GiordanoVincenzo IzzoAlberto Aloisio
Publisher

InTech


Related search

High-Speed Detectors Enable Synchrotron Serial Crystallography

Acta Crystallographica Section A: Foundations and Advances
Materials ScienceCondensed Matter PhysicsTheoretical ChemistryBiochemistryStructural BiologyInorganic ChemistryPhysical
2016English

10 GHz VCOs for High-Speed Serial Data Communication ICs

English

Deterministic High-Speed Root-Hashing Automaton Matching Coprocessor for Embedded Network Processor

ACM SIGARCH Computer Architecture News
2007English

A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction

Computer Journal
Computer Science
2007English

Deterministic Prediction of Surface Wind Speed Variations

Annales Geophysicae
Planetary SciencesGeologySpaceAtmospheric SciencePlanetary ScienceAstrophysicsEarthAstronomy
2014English

MS28.02 Combination IO+IO

Journal of Thoracic Oncology
MedicineOncologyRespiratory MedicinePulmonary
2018English

A 2-5 GBPS Fully Differential 3X Oversampling CDR for High-Speed Serial Data Link

English

Compressing TCP/IP Headers for Low-Speed Serial Links

1990English

Design and Implementation of a High-Speed Bit-Serial SFQ Adder Based on the Binary Decision Diagram

Superconductor Science and Technology
Electronic EngineeringAlloysCondensed Matter PhysicsMetalsMaterials ChemistryElectricalCompositesCeramics
2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy