Amanote Research
Register
Sign In
High‐Speed Deterministic‐Latency Serial IO
doi 10.5772/67012
Full Text
Open PDF
Abstract
Available in
full text
Date
May 31, 2017
Authors
Raffaele Giordano
Vincenzo Izzo
Alberto Aloisio
Publisher
InTech
Related search
High-Speed Detectors Enable Synchrotron Serial Crystallography
Acta Crystallographica Section A: Foundations and Advances
Materials Science
Condensed Matter Physics
Theoretical Chemistry
Biochemistry
Structural Biology
Inorganic Chemistry
Physical
10 GHz VCOs for High-Speed Serial Data Communication ICs
Deterministic High-Speed Root-Hashing Automaton Matching Coprocessor for Embedded Network Processor
ACM SIGARCH Computer Architecture News
A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction
Computer Journal
Computer Science
Deterministic Prediction of Surface Wind Speed Variations
Annales Geophysicae
Planetary Sciences
Geology
Space
Atmospheric Science
Planetary Science
Astrophysics
Earth
Astronomy
MS28.02 Combination IO+IO
Journal of Thoracic Oncology
Medicine
Oncology
Respiratory Medicine
Pulmonary
A 2-5 GBPS Fully Differential 3X Oversampling CDR for High-Speed Serial Data Link
Compressing TCP/IP Headers for Low-Speed Serial Links
Design and Implementation of a High-Speed Bit-Serial SFQ Adder Based on the Binary Decision Diagram
Superconductor Science and Technology
Electronic Engineering
Alloys
Condensed Matter Physics
Metals
Materials Chemistry
Electrical
Composites
Ceramics