TESTCHIP: A Chip for Weighted Random Pattern Generation, Evaluation, and Test Control

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/4.92026
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Random Generation of Test Instances for Logic Optimizers

1994English

Proposal for On-Chip Generation and Control of Photon Hyperentanglement

Optics Letters
OpticsAtomicMolecular Physics,
2011English

Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs

2009English

Ring Counter Based ATPG for Low Transition Test Pattern Generation

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2015English

Fourier Analysis-Based Automatic Test Pattern Generation for Combinational Circuits

2015English

Pattern Generation and the Control of Nonlinear Systems

IEEE Transactions on Automatic Control
ControlSystems EngineeringComputer Science ApplicationsElectricalElectronic Engineering
2003English

Mutation of Model Checker Specifications for Test Generation and Evaluation

2001English

A Microfluidic Chip for Liquid Metal Droplet Generation and Sorting

Micromachines
ControlSystems EngineeringElectricalMechanical EngineeringElectronic Engineering
2017English

Improved Weight Assignment for Logic Switching Activity During At-Speed Test Pattern Generation

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy