Concepts of Optimizing Power Semiconductor Devices Using Novel Nano-Structure for Low Losses

doi 10.5772/8556
Full Text
Abstract

Available in full text

Date
Authors
Publisher

InTech

Related search

Modelling of Next Zen Memory Cell Using Low Power Consuming High Speed Nano Devices

International Journal of Research in Engineering and Technology
2015English

Optimizing CMOS Circuits for Low Power Using Transistor Reordering

English

Optimizing Wind Farm Cable Routing Considering Power Losses

European Journal of Operational Research
Information SystemsSimulationManagement ScienceManagementComputer ScienceModelingOperations Research
2018English

Implementation of PPI With Nano Amorphous Oxide Semiconductor Devices for Medical Applications

International Journal of Nanomedicine
Organic ChemistryBiophysicsBiomaterialsPharmaceutical ScienceMedicineBioengineeringDrug DiscoveryNanoscienceNanotechnology
2020English

Progress of Power Semiconductor Devices. 1. State of the Art on Power Semiconductor Device.

Journal of the Institute of Electrical Engineers of Japan
Electronic EngineeringElectrical
1998English

Measurement Techniques for High Power Semiconductor Materials and Devices :

1977English

Pb-Free High Temperature Solder Joints for Power Semiconductor Devices

Transactions of The Japan Institute of Electronics Packaging
2009English

Reduction of Power Loss of Zero Current Switching Converter by Optimizing Power Devices

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2012English

Precise Control of Switching Time Point of Power Semiconductor Devices.

IEEJ Transactions on Power and Energy
Electronic EngineeringPower TechnologyElectricalEnergy Engineering
1986English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy