Modelling of Next Zen Memory Cell Using Low Power Consuming High Speed Nano Devices

International Journal of Research in Engineering and Technology
doi 10.15623/ijret.2015.0404115
Full Text
Abstract

Available in full text

Date
Authors
Publisher

eSAT Publishing House

Related search

Low Power High Speed Ternary Content Addressable Memory

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Design and Performance Analysis of Low Power High Speed CNTFET Binary Content Addressable Memory Cell for Next Generation Communication Networks

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Concepts of Optimizing Power Semiconductor Devices Using Novel Nano-Structure for Low Losses

2010English

High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation

International Journal of Computing Algorithm
2016English

Development of High-Speed and Low-Power Microprocessors Using Superconductive Circuits

IEEJ Transactions on Fundamentals and Materials
Electronic EngineeringElectrical
2008English

Low Power and High Speed 13T SRAM Cell With Bit-Interleaving Capability

International Journal of Computer Applications
2016English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

High-Speed, Low-Power Optical Modulators in Silicon

2013English

Enhanced Macromodels of High-Speed Low-Power Differential Drivers

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy