Design and Implementation of RS (255, 223) Detecting Code in FPGA

International Journal of Computer Applications
doi 10.5120/ijca2015905623
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

FPGA Oriented Design of Parity Sharing RS Codecs

English

FPGA Implementation of RS Codec With Interleaver in DVB-T Using VHDL

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2017English

Design and Implementation of Car Parking System on FPGA

International Journal of VLSI Design & Communication Systems
2013English

Design and Implementation of Improved NCO Based on FPGA

2019English

Fast Frame Synchronization Design and FPGA Implementation in SF-BOTDA

Photonics
InstrumentationNuclear MedicineRadiologyMolecular Physics,AtomicOpticsImaging
2020English

Design of Conventional and Modified Router Design for NOC and Its FPGA Implementation

Communications on Applied Electronics
2018English

Real Time Design and Implementation of MTD-SWVD Using FPGA

Journal of Engineering Science and Military Technologies
2018English

Hardware Acceleration of Hamming Code: Design of Runtime Reconfigurable FPGA Prototype

International Journal of Computer Applications
2014English

Design and Implementation of a Network on Chip Using FPGA(English)

AL-Rafdain Engineering Journal (AREJ)
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy