Hardware Acceleration of Hamming Code: Design of Runtime Reconfigurable FPGA Prototype

International Journal of Computer Applications
doi 10.5120/16862-6750
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Design of FPGA Hardware Based on Genetic Algorithm

2019English

A Framework for Dynamically-Loaded Hardware Library (HLL) in FPGA Acceleration

2015English

FPGA-Based Research on the Hardware Design of CAVLC Encoder

2013English

FPGA Based Hardware Acceleration of a BRIEF Correlator Module for a Monocular SLAM Application

2016English

Accelerating Retinal Fundus Image Classification Using Artificial Neural Networks (ANNs) and Reconfigurable Hardware (FPGA)

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2019English

Design and Implementation of Reconfigurable Modulator Using FPGA for Cognitive Radio System

HELIX
2018English

A Runtime Relocation Based Workflow for Self Dynamic Reconfigurable Systems Design

2009English

VHDL Auto-Generation Tool for Optimized Hardware Acceleration of Convolutional Neural Networks on FPGA (VGT)

English

Design and FPGA Implementation of Intelligent Helmet Hardware Chip for Safe Drive

International Journal of Engineering and Technology
Transfer ProcessesFluid FlowMechanical EngineeringAerospace Engineering
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy